Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h5355 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_5_offset.h6812 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro
H A Ddcn_3_5_1_offset.h12633 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro
H A Ddcn_3_5_0_offset.h12654 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_4_offset.h13720 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_2_offset.h7053 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro
H A Ddcn_3_2_1_offset.h5354 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_6_offset.h7273 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro
H A Ddcn_4_1_0_offset.h5894 #define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro