Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h5247 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G … macro
H A Ddcn_3_1_5_offset.h6704 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G … macro
H A Ddcn_3_5_1_offset.h12525 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G … macro
H A Ddcn_3_5_0_offset.h12546 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G … macro
H A Ddcn_3_1_4_offset.h13612 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G … macro
H A Ddcn_3_1_2_offset.h6945 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G … macro
H A Ddcn_3_2_1_offset.h5246 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G … macro
H A Ddcn_3_1_6_offset.h7165 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G … macro
H A Ddcn_4_1_0_offset.h5786 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G … macro