Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h5253 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G … macro
H A Ddcn_3_1_5_offset.h6710 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G … macro
H A Ddcn_3_5_1_offset.h12531 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G … macro
H A Ddcn_3_5_0_offset.h12552 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G … macro
H A Ddcn_3_1_4_offset.h13618 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G … macro
H A Ddcn_3_1_2_offset.h6951 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G … macro
H A Ddcn_3_2_1_offset.h5252 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G … macro
H A Ddcn_3_1_6_offset.h7171 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G … macro
H A Ddcn_4_1_0_offset.h5792 #define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G … macro