Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h5181 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B … macro
H A Ddcn_3_1_5_offset.h6638 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B … macro
H A Ddcn_3_5_1_offset.h12459 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B … macro
H A Ddcn_3_5_0_offset.h12480 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B … macro
H A Ddcn_3_1_4_offset.h13546 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B … macro
H A Ddcn_3_1_2_offset.h6879 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B … macro
H A Ddcn_3_2_1_offset.h5180 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B … macro
H A Ddcn_3_1_6_offset.h7099 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B … macro
H A Ddcn_4_1_0_offset.h5720 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B … macro