Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h5187 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B … macro
H A Ddcn_3_1_5_offset.h6644 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B … macro
H A Ddcn_3_5_1_offset.h12465 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B … macro
H A Ddcn_3_5_0_offset.h12486 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B … macro
H A Ddcn_3_1_4_offset.h13552 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B … macro
H A Ddcn_3_1_2_offset.h6885 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B … macro
H A Ddcn_3_2_1_offset.h5186 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B … macro
H A Ddcn_3_1_6_offset.h7105 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B … macro
H A Ddcn_4_1_0_offset.h5726 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B … macro