Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM1_MPCC_OGAM_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h5162 #define regMPCC_OGAM1_MPCC_OGAM_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h6619 #define regMPCC_OGAM1_MPCC_OGAM_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h12440 #define regMPCC_OGAM1_MPCC_OGAM_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h12461 #define regMPCC_OGAM1_MPCC_OGAM_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h13527 #define regMPCC_OGAM1_MPCC_OGAM_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h6860 #define regMPCC_OGAM1_MPCC_OGAM_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h5161 #define regMPCC_OGAM1_MPCC_OGAM_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h7080 #define regMPCC_OGAM1_MPCC_OGAM_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h5701 #define regMPCC_OGAM1_MPCC_OGAM_CONTROL_BASE_IDX … macro