Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h5065 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_5_offset.h6522 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_5_1_offset.h12343 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_5_0_offset.h12364 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_4_offset.h13430 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_2_offset.h6763 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_2_1_offset.h5064 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_6_offset.h6983 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B … macro
H A Ddcn_4_1_0_offset.h5604 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B … macro