Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h5085 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R macro
H A Ddcn_3_1_5_offset.h6542 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R macro
H A Ddcn_3_5_1_offset.h12363 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R macro
H A Ddcn_3_5_0_offset.h12384 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R macro
H A Ddcn_3_1_4_offset.h13450 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R macro
H A Ddcn_3_1_2_offset.h6783 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R macro
H A Ddcn_3_2_1_offset.h5084 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R macro
H A Ddcn_3_1_6_offset.h7003 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R macro
H A Ddcn_4_1_0_offset.h5624 #define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R macro