Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4995 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_5_offset.h6452 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro
H A Ddcn_3_5_1_offset.h12273 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro
H A Ddcn_3_5_0_offset.h12294 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_4_offset.h13360 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_2_offset.h6693 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro
H A Ddcn_3_2_1_offset.h4994 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro
H A Ddcn_3_1_6_offset.h6913 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro
H A Ddcn_4_1_0_offset.h5534 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B … macro