Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4989 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B … macro
H A Ddcn_3_1_5_offset.h6446 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B … macro
H A Ddcn_3_5_1_offset.h12267 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B … macro
H A Ddcn_3_5_0_offset.h12288 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B … macro
H A Ddcn_3_1_4_offset.h13354 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B … macro
H A Ddcn_3_1_2_offset.h6687 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B … macro
H A Ddcn_3_2_1_offset.h4988 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B … macro
H A Ddcn_3_1_6_offset.h6907 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B … macro
H A Ddcn_4_1_0_offset.h5528 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B … macro