Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h5017 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R … macro
H A Ddcn_3_1_5_offset.h6474 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R … macro
H A Ddcn_3_5_1_offset.h12295 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R … macro
H A Ddcn_3_5_0_offset.h12316 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R … macro
H A Ddcn_3_1_4_offset.h13382 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R … macro
H A Ddcn_3_1_2_offset.h6715 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R … macro
H A Ddcn_3_2_1_offset.h5016 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R … macro
H A Ddcn_3_1_6_offset.h6935 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R … macro
H A Ddcn_4_1_0_offset.h5556 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R … macro