Home
last modified time | relevance | path

Searched refs:regMPCC_MCM0_MPCC_MCM_1DLUT_CONTROL_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h5830 #define regMPCC_MCM0_MPCC_MCM_1DLUT_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h14073 #define regMPCC_MCM0_MPCC_MCM_1DLUT_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h14094 #define regMPCC_MCM0_MPCC_MCM_1DLUT_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h5829 #define regMPCC_MCM0_MPCC_MCM_1DLUT_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h6369 #define regMPCC_MCM0_MPCC_MCM_1DLUT_CONTROL_BASE_IDX … macro