Home
last modified time | relevance | path

Searched refs:regMPCC2_MPCC_MEM_PWR_CTRL (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4869 #define regMPCC2_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_1_5_offset.h6304 #define regMPCC2_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_5_1_offset.h12216 #define regMPCC2_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_5_0_offset.h12237 #define regMPCC2_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_1_4_offset.h13306 #define regMPCC2_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_1_2_offset.h6545 #define regMPCC2_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_2_1_offset.h4868 #define regMPCC2_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_1_6_offset.h6765 #define regMPCC2_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_4_1_0_offset.h5392 #define regMPCC2_MPCC_MEM_PWR_CTRL … macro