Home
last modified time | relevance | path

Searched refs:regMPCC1_MPCC_BG_G_Y (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4831 #define regMPCC1_MPCC_BG_G_Y … macro
H A Ddcn_3_1_5_offset.h6268 #define regMPCC1_MPCC_BG_G_Y … macro
H A Ddcn_3_5_1_offset.h12178 #define regMPCC1_MPCC_BG_G_Y … macro
H A Ddcn_3_5_0_offset.h12199 #define regMPCC1_MPCC_BG_G_Y … macro
H A Ddcn_3_1_4_offset.h13270 #define regMPCC1_MPCC_BG_G_Y … macro
H A Ddcn_3_1_2_offset.h6509 #define regMPCC1_MPCC_BG_G_Y … macro
H A Ddcn_3_2_1_offset.h4830 #define regMPCC1_MPCC_BG_G_Y … macro
H A Ddcn_3_1_6_offset.h6729 #define regMPCC1_MPCC_BG_G_Y … macro
H A Ddcn_4_1_0_offset.h5354 #define regMPCC1_MPCC_BG_G_Y … macro