Home
last modified time | relevance | path

Searched refs:regMPCC0_MPCC_MEM_PWR_CTRL (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4801 #define regMPCC0_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_1_5_offset.h6240 #define regMPCC0_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_5_1_offset.h12148 #define regMPCC0_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_5_0_offset.h12169 #define regMPCC0_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_1_4_offset.h13242 #define regMPCC0_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_1_2_offset.h6481 #define regMPCC0_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_2_1_offset.h4800 #define regMPCC0_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_3_1_6_offset.h6701 #define regMPCC0_MPCC_MEM_PWR_CTRL … macro
H A Ddcn_4_1_0_offset.h5324 #define regMPCC0_MPCC_MEM_PWR_CTRL … macro