Home
last modified time | relevance | path

Searched refs:regMPCC0_MPCC_BG_G_Y (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4797 #define regMPCC0_MPCC_BG_G_Y … macro
H A Ddcn_3_1_5_offset.h6236 #define regMPCC0_MPCC_BG_G_Y … macro
H A Ddcn_3_5_1_offset.h12144 #define regMPCC0_MPCC_BG_G_Y … macro
H A Ddcn_3_5_0_offset.h12165 #define regMPCC0_MPCC_BG_G_Y … macro
H A Ddcn_3_1_4_offset.h13238 #define regMPCC0_MPCC_BG_G_Y … macro
H A Ddcn_3_1_2_offset.h6477 #define regMPCC0_MPCC_BG_G_Y … macro
H A Ddcn_3_2_1_offset.h4796 #define regMPCC0_MPCC_BG_G_Y … macro
H A Ddcn_3_1_6_offset.h6697 #define regMPCC0_MPCC_BG_G_Y … macro
H A Ddcn_4_1_0_offset.h5320 #define regMPCC0_MPCC_BG_G_Y … macro