Home
last modified time | relevance | path

Searched refs:regMMVM_L2_CNTL5 (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dmmhub_v3_0_2.c270 WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL5, tmp); in mmhub_v3_0_2_init_cache_regs()
H A Dmmhub_v3_0_1.c271 WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL5, tmp); in mmhub_v3_0_1_init_cache_regs()
H A Dmmhub_v3_0.c278 WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL5, tmp); in mmhub_v3_0_init_cache_regs()
H A Dmmhub_v3_3.c267 WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL5, tmp); in mmhub_v3_3_init_cache_regs()
H A Dmmhub_v4_1_0.c279 WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL5, tmp); in mmhub_v4_1_0_init_cache_regs()
/linux/drivers/gpu/drm/amd/include/asic_reg/mmhub/
H A Dmmhub_3_3_0_offset.h712 #define regMMVM_L2_CNTL5 macro
H A Dmmhub_4_1_0_offset.h790 #define regMMVM_L2_CNTL5 macro
H A Dmmhub_3_0_2_offset.h798 #define regMMVM_L2_CNTL5 macro
H A Dmmhub_3_0_0_offset.h840 #define regMMVM_L2_CNTL5 macro
H A Dmmhub_3_0_1_offset.h1092 #define regMMVM_L2_CNTL5 macro