Searched refs:regMMVM_L2_CNTL5 (Results 1 – 10 of 10) sorted by relevance
/linux/drivers/gpu/drm/amd/amdgpu/ |
H A D | mmhub_v3_0_2.c | 270 WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL5, tmp); in mmhub_v3_0_2_init_cache_regs()
|
H A D | mmhub_v3_0_1.c | 271 WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL5, tmp); in mmhub_v3_0_1_init_cache_regs()
|
H A D | mmhub_v3_0.c | 278 WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL5, tmp); in mmhub_v3_0_init_cache_regs()
|
H A D | mmhub_v3_3.c | 267 WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL5, tmp); in mmhub_v3_3_init_cache_regs()
|
H A D | mmhub_v4_1_0.c | 279 WREG32_SOC15(MMHUB, 0, regMMVM_L2_CNTL5, tmp); in mmhub_v4_1_0_init_cache_regs()
|
/linux/drivers/gpu/drm/amd/include/asic_reg/mmhub/ |
H A D | mmhub_3_3_0_offset.h | 712 #define regMMVM_L2_CNTL5 … macro
|
H A D | mmhub_4_1_0_offset.h | 790 #define regMMVM_L2_CNTL5 … macro
|
H A D | mmhub_3_0_2_offset.h | 798 #define regMMVM_L2_CNTL5 … macro
|
H A D | mmhub_3_0_0_offset.h | 840 #define regMMVM_L2_CNTL5 … macro
|
H A D | mmhub_3_0_1_offset.h | 1092 #define regMMVM_L2_CNTL5 … macro
|