Home
last modified time | relevance | path

Searched refs:regMCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h1151 #define regMCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX macro
H A Ddcn_3_1_5_offset.h1297 #define regMCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX macro
H A Ddcn_3_5_1_offset.h2165 #define regMCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX macro
H A Ddcn_3_5_0_offset.h2186 #define regMCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX macro
H A Ddcn_3_1_4_offset.h2427 #define regMCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX macro
H A Ddcn_3_1_2_offset.h1534 #define regMCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX macro
H A Ddcn_3_2_1_offset.h1151 #define regMCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX macro
H A Ddcn_3_1_6_offset.h1750 #define regMCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX macro
H A Ddcn_4_1_0_offset.h1161 #define regMCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX macro