Home
last modified time | relevance | path

Searched refs:regJPEG_CGC_CTRL (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Djpeg_v5_0_0.c226 data = RREG32_SOC15(JPEG, 0, regJPEG_CGC_CTRL); in jpeg_v5_0_0_disable_clock_gating()
229 WREG32_SOC15(JPEG, 0, regJPEG_CGC_CTRL, data); in jpeg_v5_0_0_disable_clock_gating()
236 data = RREG32_SOC15(JPEG, 0, regJPEG_CGC_CTRL); in jpeg_v5_0_0_enable_clock_gating()
239 WREG32_SOC15(JPEG, 0, regJPEG_CGC_CTRL, data); in jpeg_v5_0_0_enable_clock_gating()
H A Djpeg_v4_0.c261 data = RREG32_SOC15(JPEG, 0, regJPEG_CGC_CTRL); in jpeg_v4_0_disable_clock_gating()
271 WREG32_SOC15(JPEG, 0, regJPEG_CGC_CTRL, data); in jpeg_v4_0_disable_clock_gating()
285 data = RREG32_SOC15(JPEG, 0, regJPEG_CGC_CTRL); in jpeg_v4_0_enable_clock_gating()
295 WREG32_SOC15(JPEG, 0, regJPEG_CGC_CTRL, data); in jpeg_v4_0_enable_clock_gating()
H A Djpeg_v4_0_5.c289 data = RREG32_SOC15(JPEG, inst, regJPEG_CGC_CTRL); in jpeg_v4_0_5_disable_clock_gating()
299 WREG32_SOC15(JPEG, inst, regJPEG_CGC_CTRL, data); in jpeg_v4_0_5_disable_clock_gating()
313 data = RREG32_SOC15(JPEG, inst, regJPEG_CGC_CTRL); in jpeg_v4_0_5_enable_clock_gating()
323 WREG32_SOC15(JPEG, inst, regJPEG_CGC_CTRL, data); in jpeg_v4_0_5_enable_clock_gating()
H A Djpeg_v4_0_3.c434 data = RREG32_SOC15(JPEG, jpeg_inst, regJPEG_CGC_CTRL); in jpeg_v4_0_3_disable_clock_gating()
444 WREG32_SOC15(JPEG, jpeg_inst, regJPEG_CGC_CTRL, data); in jpeg_v4_0_3_disable_clock_gating()
459 data = RREG32_SOC15(JPEG, jpeg_inst, regJPEG_CGC_CTRL); in jpeg_v4_0_3_enable_clock_gating()
469 WREG32_SOC15(JPEG, jpeg_inst, regJPEG_CGC_CTRL, data); in jpeg_v4_0_3_enable_clock_gating()
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_6_0_offset.h846 #define regJPEG_CGC_CTRL … macro
H A Dvcn_5_0_0_offset.h916 #define regJPEG_CGC_CTRL … macro
H A Dvcn_4_0_5_offset.h1085 #define regJPEG_CGC_CTRL … macro
H A Dvcn_4_0_0_offset.h1116 #define regJPEG_CGC_CTRL … macro
H A Dvcn_4_0_3_offset.h1036 #define regJPEG_CGC_CTRL … macro