Home
last modified time | relevance | path

Searched refs:regDWB_OGAM_RAMA_START_BASE_CNTL_G (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h802 #define regDWB_OGAM_RAMA_START_BASE_CNTL_G … macro
H A Ddcn_3_1_5_offset.h898 #define regDWB_OGAM_RAMA_START_BASE_CNTL_G … macro
H A Ddcn_3_5_1_offset.h11103 #define regDWB_OGAM_RAMA_START_BASE_CNTL_G … macro
H A Ddcn_3_5_0_offset.h11124 #define regDWB_OGAM_RAMA_START_BASE_CNTL_G … macro
H A Ddcn_3_1_4_offset.h12228 #define regDWB_OGAM_RAMA_START_BASE_CNTL_G … macro
H A Ddcn_3_1_2_offset.h1195 #define regDWB_OGAM_RAMA_START_BASE_CNTL_G … macro
H A Ddcn_3_2_1_offset.h802 #define regDWB_OGAM_RAMA_START_BASE_CNTL_G … macro
H A Ddcn_3_1_6_offset.h1399 #define regDWB_OGAM_RAMA_START_BASE_CNTL_G … macro
H A Ddcn_4_1_0_offset.h931 #define regDWB_OGAM_RAMA_START_BASE_CNTL_G … macro