Home
last modified time | relevance | path

Searched refs:regDTBCLK_DTO1_PHASE (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h208 #define regDTBCLK_DTO1_PHASE … macro
H A Ddcn_3_1_5_offset.h202 #define regDTBCLK_DTO1_PHASE … macro
H A Ddcn_3_5_1_offset.h1343 #define regDTBCLK_DTO1_PHASE … macro
H A Ddcn_3_5_0_offset.h1364 #define regDTBCLK_DTO1_PHASE … macro
H A Ddcn_3_1_4_offset.h1505 #define regDTBCLK_DTO1_PHASE … macro
H A Ddcn_3_1_2_offset.h413 #define regDTBCLK_DTO1_PHASE … macro
H A Ddcn_3_2_1_offset.h208 #define regDTBCLK_DTO1_PHASE … macro
H A Ddcn_3_1_6_offset.h615 #define regDTBCLK_DTO1_PHASE … macro