Home
last modified time | relevance | path

Searched refs:regDSC_TOP0_DSC_DEBUG_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11828 #define regDSC_TOP0_DSC_DEBUG_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12445 #define regDSC_TOP0_DSC_DEBUG_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h10465 #define regDSC_TOP0_DSC_DEBUG_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h10486 #define regDSC_TOP0_DSC_DEBUG_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11587 #define regDSC_TOP0_DSC_DEBUG_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12580 #define regDSC_TOP0_DSC_DEBUG_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h11831 #define regDSC_TOP0_DSC_DEBUG_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13176 #define regDSC_TOP0_DSC_DEBUG_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h12040 #define regDSC_TOP0_DSC_DEBUG_CONTROL_BASE_IDX … macro