Home
last modified time | relevance | path

Searched refs:regDSCL3_SCL_COEF_RAM_TAP_DATA (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4465 #define regDSCL3_SCL_COEF_RAM_TAP_DATA … macro
H A Ddcn_3_1_5_offset.h5604 #define regDSCL3_SCL_COEF_RAM_TAP_DATA … macro
H A Ddcn_3_5_1_offset.h5734 #define regDSCL3_SCL_COEF_RAM_TAP_DATA … macro
H A Ddcn_3_5_0_offset.h5755 #define regDSCL3_SCL_COEF_RAM_TAP_DATA … macro
H A Ddcn_3_1_4_offset.h6754 #define regDSCL3_SCL_COEF_RAM_TAP_DATA … macro
H A Ddcn_3_1_2_offset.h5845 #define regDSCL3_SCL_COEF_RAM_TAP_DATA … macro
H A Ddcn_3_2_1_offset.h4464 #define regDSCL3_SCL_COEF_RAM_TAP_DATA … macro
H A Ddcn_3_1_6_offset.h6065 #define regDSCL3_SCL_COEF_RAM_TAP_DATA … macro
H A Ddcn_4_1_0_offset.h4896 #define regDSCL3_SCL_COEF_RAM_TAP_DATA … macro