Home
last modified time | relevance | path

Searched refs:regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4530 #define regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h5669 #define regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h5799 #define regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h5820 #define regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h6819 #define regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h5910 #define regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h4529 #define regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h6130 #define regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h4961 #define regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX … macro