Home
last modified time | relevance | path

Searched refs:regDSCL3_OBUF_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4528 #define regDSCL3_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h5667 #define regDSCL3_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h5797 #define regDSCL3_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h5818 #define regDSCL3_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h6817 #define regDSCL3_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h5908 #define regDSCL3_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h4527 #define regDSCL3_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h6128 #define regDSCL3_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h4959 #define regDSCL3_OBUF_CONTROL_BASE_IDX … macro