Home
last modified time | relevance | path

Searched refs:regDSCL3_DSCL_MEM_PWR_STATUS_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4526 #define regDSCL3_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h5665 #define regDSCL3_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h5795 #define regDSCL3_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h5816 #define regDSCL3_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h6815 #define regDSCL3_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h5906 #define regDSCL3_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h4525 #define regDSCL3_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h6126 #define regDSCL3_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h4957 #define regDSCL3_DSCL_MEM_PWR_STATUS_BASE_IDX … macro