Home
last modified time | relevance | path

Searched refs:regDSCL3_DSCL_MEM_PWR_CTRL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4524 #define regDSCL3_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h5663 #define regDSCL3_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h5793 #define regDSCL3_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h5814 #define regDSCL3_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h6813 #define regDSCL3_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h5904 #define regDSCL3_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h4523 #define regDSCL3_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h6124 #define regDSCL3_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h4955 #define regDSCL3_DSCL_MEM_PWR_CTRL_BASE_IDX … macro