Home
last modified time | relevance | path

Searched refs:regDSCL3_DSCL_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4472 #define regDSCL3_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h5611 #define regDSCL3_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h5741 #define regDSCL3_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h5762 #define regDSCL3_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h6761 #define regDSCL3_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h5852 #define regDSCL3_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h4471 #define regDSCL3_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h6072 #define regDSCL3_DSCL_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h4903 #define regDSCL3_DSCL_CONTROL_BASE_IDX … macro