Home
last modified time | relevance | path

Searched refs:regDSCL2_DSCL_MEM_PWR_CTRL (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h4133 #define regDSCL2_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_1_5_offset.h4970 #define regDSCL2_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_5_1_offset.h5380 #define regDSCL2_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_5_0_offset.h5401 #define regDSCL2_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_1_4_offset.h6120 #define regDSCL2_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_1_2_offset.h5211 #define regDSCL2_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_2_1_offset.h4132 #define regDSCL2_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_3_1_6_offset.h5431 #define regDSCL2_DSCL_MEM_PWR_CTRL … macro
H A Ddcn_4_1_0_offset.h4445 #define regDSCL2_DSCL_MEM_PWR_CTRL … macro