Home
last modified time | relevance | path

Searched refs:regDSCL1_OBUF_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h3748 #define regDSCL1_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h4283 #define regDSCL1_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h4973 #define regDSCL1_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h4994 #define regDSCL1_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h5433 #define regDSCL1_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h4524 #define regDSCL1_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h3747 #define regDSCL1_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h4744 #define regDSCL1_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h3940 #define regDSCL1_OBUF_CONTROL_BASE_IDX … macro