Home
last modified time | relevance | path

Searched refs:regDSCL1_MPC_SIZE_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h3736 #define regDSCL1_MPC_SIZE_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h4271 #define regDSCL1_MPC_SIZE_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h4961 #define regDSCL1_MPC_SIZE_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h4982 #define regDSCL1_MPC_SIZE_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h5421 #define regDSCL1_MPC_SIZE_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h4512 #define regDSCL1_MPC_SIZE_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h3735 #define regDSCL1_MPC_SIZE_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h4732 #define regDSCL1_MPC_SIZE_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h3928 #define regDSCL1_MPC_SIZE_BASE_IDX … macro