Home
last modified time | relevance | path

Searched refs:regDSCL1_DSCL_MEM_PWR_CTRL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h3744 #define regDSCL1_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h4279 #define regDSCL1_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h4969 #define regDSCL1_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h4990 #define regDSCL1_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h5429 #define regDSCL1_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h4520 #define regDSCL1_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h3743 #define regDSCL1_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h4740 #define regDSCL1_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h3936 #define regDSCL1_DSCL_MEM_PWR_CTRL_BASE_IDX … macro