Home
last modified time | relevance | path

Searched refs:regDSCL0_OBUF_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h3358 #define regDSCL0_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h3591 #define regDSCL0_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h4561 #define regDSCL0_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h4582 #define regDSCL0_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h4741 #define regDSCL0_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h3832 #define regDSCL0_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h3357 #define regDSCL0_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h4052 #define regDSCL0_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h3431 #define regDSCL0_OBUF_CONTROL_BASE_IDX … macro