Home
last modified time | relevance | path

Searched refs:regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h3356 #define regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h3589 #define regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h4559 #define regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h4580 #define regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h4739 #define regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h3830 #define regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h3355 #define regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h4050 #define regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h3429 #define regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX … macro