Home
last modified time | relevance | path

Searched refs:regDSCL0_DSCL_MEM_PWR_STATUS (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h3355 #define regDSCL0_DSCL_MEM_PWR_STATUS … macro
H A Ddcn_3_1_5_offset.h3588 #define regDSCL0_DSCL_MEM_PWR_STATUS … macro
H A Ddcn_3_5_1_offset.h4558 #define regDSCL0_DSCL_MEM_PWR_STATUS … macro
H A Ddcn_3_5_0_offset.h4579 #define regDSCL0_DSCL_MEM_PWR_STATUS … macro
H A Ddcn_3_1_4_offset.h4738 #define regDSCL0_DSCL_MEM_PWR_STATUS … macro
H A Ddcn_3_1_2_offset.h3829 #define regDSCL0_DSCL_MEM_PWR_STATUS … macro
H A Ddcn_3_2_1_offset.h3354 #define regDSCL0_DSCL_MEM_PWR_STATUS … macro
H A Ddcn_3_1_6_offset.h4049 #define regDSCL0_DSCL_MEM_PWR_STATUS … macro
H A Ddcn_4_1_0_offset.h3428 #define regDSCL0_DSCL_MEM_PWR_STATUS … macro