Home
last modified time | relevance | path

Searched refs:regDSCC2_DSCC_PPS_CONFIG1_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11962 #define regDSCC2_DSCC_PPS_CONFIG1_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12615 #define regDSCC2_DSCC_PPS_CONFIG1_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h10752 #define regDSCC2_DSCC_PPS_CONFIG1_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h10773 #define regDSCC2_DSCC_PPS_CONFIG1_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11875 #define regDSCC2_DSCC_PPS_CONFIG1_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12750 #define regDSCC2_DSCC_PPS_CONFIG1_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h11959 #define regDSCC2_DSCC_PPS_CONFIG1_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13346 #define regDSCC2_DSCC_PPS_CONFIG1_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h12214 #define regDSCC2_DSCC_PPS_CONFIG1_BASE_IDX … macro