Home
last modified time | relevance | path

Searched refs:regDSCC2_DSCC_PPS_CONFIG12_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11984 #define regDSCC2_DSCC_PPS_CONFIG12_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12637 #define regDSCC2_DSCC_PPS_CONFIG12_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h10774 #define regDSCC2_DSCC_PPS_CONFIG12_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h10795 #define regDSCC2_DSCC_PPS_CONFIG12_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11897 #define regDSCC2_DSCC_PPS_CONFIG12_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12772 #define regDSCC2_DSCC_PPS_CONFIG12_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h11981 #define regDSCC2_DSCC_PPS_CONFIG12_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13368 #define regDSCC2_DSCC_PPS_CONFIG12_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h12236 #define regDSCC2_DSCC_PPS_CONFIG12_BASE_IDX … macro