Home
last modified time | relevance | path

Searched refs:regDSCC2_DSCC_PPS_CONFIG10_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11980 #define regDSCC2_DSCC_PPS_CONFIG10_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12633 #define regDSCC2_DSCC_PPS_CONFIG10_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h10770 #define regDSCC2_DSCC_PPS_CONFIG10_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h10791 #define regDSCC2_DSCC_PPS_CONFIG10_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11893 #define regDSCC2_DSCC_PPS_CONFIG10_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12768 #define regDSCC2_DSCC_PPS_CONFIG10_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h11977 #define regDSCC2_DSCC_PPS_CONFIG10_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13364 #define regDSCC2_DSCC_PPS_CONFIG10_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h12232 #define regDSCC2_DSCC_PPS_CONFIG10_BASE_IDX … macro