Home
last modified time | relevance | path

Searched refs:regDSCC1_DSCC_PPS_CONFIG2_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11846 #define regDSCC1_DSCC_PPS_CONFIG2_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12485 #define regDSCC1_DSCC_PPS_CONFIG2_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h10622 #define regDSCC1_DSCC_PPS_CONFIG2_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h10643 #define regDSCC1_DSCC_PPS_CONFIG2_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11745 #define regDSCC1_DSCC_PPS_CONFIG2_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12620 #define regDSCC1_DSCC_PPS_CONFIG2_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h11849 #define regDSCC1_DSCC_PPS_CONFIG2_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13216 #define regDSCC1_DSCC_PPS_CONFIG2_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h12072 #define regDSCC1_DSCC_PPS_CONFIG2_BASE_IDX … macro