Home
last modified time | relevance | path

Searched refs:regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11882 #define regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12521 #define regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h10658 #define regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h10679 #define regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11781 #define regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12656 #define regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h11885 #define regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13252 #define regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h12108 #define regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX … macro