Home
last modified time | relevance | path

Searched refs:regDSCC1_DSCC_PPS_CONFIG19_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11880 #define regDSCC1_DSCC_PPS_CONFIG19_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12519 #define regDSCC1_DSCC_PPS_CONFIG19_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h10656 #define regDSCC1_DSCC_PPS_CONFIG19_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h10677 #define regDSCC1_DSCC_PPS_CONFIG19_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11779 #define regDSCC1_DSCC_PPS_CONFIG19_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12654 #define regDSCC1_DSCC_PPS_CONFIG19_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h11883 #define regDSCC1_DSCC_PPS_CONFIG19_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13250 #define regDSCC1_DSCC_PPS_CONFIG19_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h12106 #define regDSCC1_DSCC_PPS_CONFIG19_BASE_IDX … macro