Home
last modified time | relevance | path

Searched refs:regDSCC0_DSCC_PPS_CONFIG20_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11764 #define regDSCC0_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12389 #define regDSCC0_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h10527 #define regDSCC0_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h10548 #define regDSCC0_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11649 #define regDSCC0_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12524 #define regDSCC0_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h11773 #define regDSCC0_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13120 #define regDSCC0_DSCC_PPS_CONFIG20_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h11964 #define regDSCC0_DSCC_PPS_CONFIG20_BASE_IDX … macro