Home
last modified time | relevance | path

Searched refs:regDSCC0_DSCC_PPS_CONFIG1_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11726 #define regDSCC0_DSCC_PPS_CONFIG1_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12351 #define regDSCC0_DSCC_PPS_CONFIG1_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h10489 #define regDSCC0_DSCC_PPS_CONFIG1_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h10510 #define regDSCC0_DSCC_PPS_CONFIG1_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11611 #define regDSCC0_DSCC_PPS_CONFIG1_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12486 #define regDSCC0_DSCC_PPS_CONFIG1_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h11735 #define regDSCC0_DSCC_PPS_CONFIG1_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13082 #define regDSCC0_DSCC_PPS_CONFIG1_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h11926 #define regDSCC0_DSCC_PPS_CONFIG1_BASE_IDX … macro