Home
last modified time | relevance | path

Searched refs:regDSCC0_DSCC_PPS_CONFIG16 (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11755 #define regDSCC0_DSCC_PPS_CONFIG16 … macro
H A Ddcn_3_1_5_offset.h12380 #define regDSCC0_DSCC_PPS_CONFIG16 … macro
H A Ddcn_3_5_1_offset.h10518 #define regDSCC0_DSCC_PPS_CONFIG16 … macro
H A Ddcn_3_5_0_offset.h10539 #define regDSCC0_DSCC_PPS_CONFIG16 … macro
H A Ddcn_3_1_4_offset.h11640 #define regDSCC0_DSCC_PPS_CONFIG16 … macro
H A Ddcn_3_1_2_offset.h12515 #define regDSCC0_DSCC_PPS_CONFIG16 … macro
H A Ddcn_3_2_1_offset.h11764 #define regDSCC0_DSCC_PPS_CONFIG16 … macro
H A Ddcn_3_1_6_offset.h13111 #define regDSCC0_DSCC_PPS_CONFIG16 … macro
H A Ddcn_4_1_0_offset.h11929 #define regDSCC0_DSCC_PPS_CONFIG16 … macro