Home
last modified time | relevance | path

Searched refs:regDSCC0_DSCC_PPS_CONFIG10_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11744 #define regDSCC0_DSCC_PPS_CONFIG10_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12369 #define regDSCC0_DSCC_PPS_CONFIG10_BASE_IDX … macro
H A Ddcn_3_5_1_offset.h10507 #define regDSCC0_DSCC_PPS_CONFIG10_BASE_IDX … macro
H A Ddcn_3_5_0_offset.h10528 #define regDSCC0_DSCC_PPS_CONFIG10_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11629 #define regDSCC0_DSCC_PPS_CONFIG10_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h12504 #define regDSCC0_DSCC_PPS_CONFIG10_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h11753 #define regDSCC0_DSCC_PPS_CONFIG10_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13100 #define regDSCC0_DSCC_PPS_CONFIG10_BASE_IDX … macro
H A Ddcn_4_1_0_offset.h11944 #define regDSCC0_DSCC_PPS_CONFIG10_BASE_IDX … macro