Home
last modified time | relevance | path

Searched refs:regDP_DTO0_PHASE (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h118 #define regDP_DTO0_PHASE … macro
H A Ddcn_3_1_5_offset.h112 #define regDP_DTO0_PHASE … macro
H A Ddcn_3_5_1_offset.h1249 #define regDP_DTO0_PHASE … macro
H A Ddcn_3_5_0_offset.h1270 #define regDP_DTO0_PHASE … macro
H A Ddcn_3_1_4_offset.h1417 #define regDP_DTO0_PHASE … macro
H A Ddcn_3_1_2_offset.h325 #define regDP_DTO0_PHASE … macro
H A Ddcn_3_2_1_offset.h118 #define regDP_DTO0_PHASE … macro
H A Ddcn_3_1_6_offset.h525 #define regDP_DTO0_PHASE … macro
H A Ddcn_4_1_0_offset.h112 #define regDP_DTO0_PHASE … macro