Home
last modified time | relevance | path

Searched refs:regDPG0_DPG_RAMP_CONTROL_BASE_IDX (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h7470 #define regDPG0_DPG_RAMP_CONTROL_BASE_IDX macro
H A Ddcn_3_1_5_offset.h8067 #define regDPG0_DPG_RAMP_CONTROL_BASE_IDX macro
H A Ddcn_3_5_1_offset.h6083 #define regDPG0_DPG_RAMP_CONTROL_BASE_IDX macro
H A Ddcn_3_5_0_offset.h6104 #define regDPG0_DPG_RAMP_CONTROL_BASE_IDX macro
H A Ddcn_3_1_4_offset.h7383 #define regDPG0_DPG_RAMP_CONTROL_BASE_IDX macro
H A Ddcn_3_1_2_offset.h8304 #define regDPG0_DPG_RAMP_CONTROL_BASE_IDX macro
H A Ddcn_3_2_1_offset.h7469 #define regDPG0_DPG_RAMP_CONTROL_BASE_IDX macro
H A Ddcn_3_1_6_offset.h8528 #define regDPG0_DPG_RAMP_CONTROL_BASE_IDX macro
H A Ddcn_4_1_0_offset.h8084 #define regDPG0_DPG_RAMP_CONTROL_BASE_IDX macro