Home
last modified time | relevance | path

Searched refs:regDMU_MEM_PWR_CNTL_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_5_offset.h537 #define regDMU_MEM_PWR_CNTL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h1789 #define regDMU_MEM_PWR_CNTL_BASE_IDX … macro
H A Ddcn_3_1_2_offset.h820 #define regDMU_MEM_PWR_CNTL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h1024 #define regDMU_MEM_PWR_CNTL_BASE_IDX … macro