Home
last modified time | relevance | path

Searched refs:regDMCUB_MEM_PWR_CNTL (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h676 #define regDMCUB_MEM_PWR_CNTL macro
H A Ddcn_3_1_5_offset.h792 #define regDMCUB_MEM_PWR_CNTL macro
H A Ddcn_3_5_1_offset.h2038 #define regDMCUB_MEM_PWR_CNTL macro
H A Ddcn_3_5_0_offset.h2059 #define regDMCUB_MEM_PWR_CNTL macro
H A Ddcn_3_1_4_offset.h2310 #define regDMCUB_MEM_PWR_CNTL macro
H A Ddcn_3_1_2_offset.h1089 #define regDMCUB_MEM_PWR_CNTL macro
H A Ddcn_3_2_1_offset.h676 #define regDMCUB_MEM_PWR_CNTL macro
H A Ddcn_3_1_6_offset.h1293 #define regDMCUB_MEM_PWR_CNTL macro
H A Ddcn_4_1_0_offset.h727 #define regDMCUB_MEM_PWR_CNTL macro