Home
last modified time | relevance | path

Searched refs:regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40 (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h7018 #define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40 macro
H A Ddpcs_4_2_3_offset.h1191 #define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40 macro
H A Ddpcs_4_2_2_offset.h1155 #define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40 macro
H A Ddpcs_4_2_0_offset.h1158 #define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_2_0_offset.h11641 #define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40 macro
H A Ddcn_3_1_5_offset.h12232 #define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40 macro
H A Ddcn_3_5_1_offset.h10354 #define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40 macro
H A Ddcn_3_5_0_offset.h10375 #define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40 macro
H A Ddcn_3_1_4_offset.h11476 #define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40 macro
H A Ddcn_3_1_2_offset.h12367 #define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40 macro
H A Ddcn_3_2_1_offset.h11650 #define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40 macro
H A Ddcn_3_1_6_offset.h12723 #define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40 macro